

Model Name : A5WAM  
File Name : LA-B981P

# Compal Confidential


## EA51\_BM DIS M/B Schematics Document

Intel Bay Trail M + N15V-GL/N15V-GM



2014-05-12  
REV: 0.1



PCB@ DAX PCB 15Y LA-B981P REV0 MB 2	
Part Number	Description
DA60019D000	PCB 15Y LA-B981P REV0 MB 2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADIO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	A5WAM Bay Trail M LA-B981P	Rev 0.1
				Date:	Monday, May 12, 2014	Sheet 1 of 47




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/03/19	Deciphered Date	2015/03/18	Title
					Block Diagrams
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					Rev 0.1
Document Number		A5WAM Bay Trail M LA-B981P			
Date		Monday, May 12, 2014		Sheet 2 of 47	






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Power Rail	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				A5WAM Bay Trail M LA-B981P	0.1
				Date: Monday, May 12, 2014	Sheet 4 of 47









PVT modify




PH at dGPU side 32 DGPU\_PWR\_EN\_SOC1.8V  
PH at dGPU side 15.7 DGPU\_HOLD\_RST#\_SOC1.8V

USB3.0 Port


USB Hub

Touch Panel


Camera




Pull High at EC side



NOTE: Ref checklist rev1.2 p.25  
USB\_HSIC\_RCOMP must NOT float if they are not being used.




ILB LPC\_CLK\_0 : Output of 25MHz,  
Need Check with EC  
ILB LPC\_CLK\_1 is for CLK\_0 feedback.(Input)  
Set to Output for Normal Usage



N15V-GL/GM GPIO


GPIO\_S0\_SC\_59

N15V-GL	H
N15V-GM	L




USB3 Port 0

BIOS/EFI Top Swap




GPIO\_S0\_SC\_56: Top Swap( A16 Override )  
0 = Top address bit is unchanged  
1 = Top address bit is inverted  
Reference EDS2.0 Page 51


For Touch Screen








For Touch Pad



Security Classification	Compal Secret Data	Title	
Issued Date	2014/03/19	Deciphered Date	2015/03/18
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc. VLV-M SOC USB/LPC/SMBus	
PVT modify R11761 VGA 2 0.0402 5% GPIO_S0_SC_92		Document Number	Rev
		A5WAM Bay Trail M LA-B981P	0.1
		Date: Monday, May 12, 2014	Sheet 3 of 47















All VREF traces should have 10 mil trace width



Layout Note:  
Place near JDIMM2



Layout Note:  
Place near JDIMM2.203,204




<Address: SA0:SA1=10 (A2H)>  
**DIMM\_2 REV H:4mm**


## Channel B

TYCO\_2-2013287-1  
Part Number = SP07000KW00  
PCB Footprint = TYCO\_2-2013287-1\_204P

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		A5WAM Bay Trail M LA-B981P		0.1	
Date: Monday, May 12, 2014		Sheet 14 of 47			






VRAM Interface





NV 15x DG-06803-V03

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	FBx_PLL_AVDD and FB_DLL_AVDD Combined	0.1 μF	X7R	0402	2
		22 μF	X5R	0805	1
		Bead Type		30 Ω (ESR=0.010 Ω)	0603
				1	Near GPU










Notes: - All 3.3V includes all rails powered at 3.3V  
- PEX\_VDD 1.05V includes all rails that are shared

Figure 3-6. Example of Power-up Sequencing Order

**Note:**

- The ramp time for any rail must be more than 40  $\mu$ s and is recommended to be less than 2ms.



**NV 15x DG-06803-V03**

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64	4.7 $\mu$ F	X6S	0603	10	Under GPU
	1 $\mu$ F	X6S	0402	4	Under GPU
	47 $\mu$ F	X5R	0805	1	Near GPU
	22 $\mu$ F	X5R	0805	1	Near GPU
	4.7 $\mu$ F	X5R	0805	5	Near GPU
	330 $\mu$ F	POS	7343	1	Near GPU ESR $\leq$ 6 m $\Omega$

**DA-06925-V05**

Table 6. EDP-Peak at  $T_J = 102^\circ\text{C}$

Power Supply Rail	N15V-GM-S
(V)	(A)
GPU Core Max	51.50
FB Total	4.25
PEXVDD	2.29

**DA07075-V01**

Table 7. EDP-Peak at  $T_J = 102^\circ\text{C}$

Power Supply Rail	N15V-GL
(V)	(A)
GPU Core Max	28.26
FB Total	4.07
PEXVDD	1.82








Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters



Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms



VRAM DDR3 chips














High 32










Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH


	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CAS*	No Termination








Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/03/19				Deciphered Date			
2014/03/19				2015/03/18				Title			
								HDMI CONN.			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
				A5WAM Bay Trail M LA-B981P				0.1			
Date: Monday, May 12, 2014				Sheet 23 of 47							




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/03/19		Deciphered Date		2015/03/18		Title	
								CRT CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Docu		Rev	
						mber			
						Custom		0.1	
						A5WAM Bay Trail M LA-B981P			
						Date:		Monday, May 12, 2014	







## SATA Re-Driver HDD2 Conn. Reserve




## SATA HDD2 Cable Conn.




## SATA HDD1 Conn.




## SATA ODD Conn.








## FAN1 Conn





Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/03/19		Deciphered Date		2015/03/18		Title	
								HDD/ODD/FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev 0.1	
						A5WAM Bay Trail M LA-B981P			
						Date: Monday, May 12, 2014		Sheet 27 of 47	



For ESD request





C279 close to U72 pin5  
C280 close to U72 pin9  
C283 close to U72 pin14  
C284 close to U72 pin21





Port4 disable.


Port2,3 is removable.





SA000066310, 5 IC GL850G-OHY32 QFN 28P USB2.0 HUB







Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/03/19		Deciphered Date		2015/03/18		Title			
								USB Conn & Hub GL850G			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev			
						Customer		A5WAM Bay Trail M LA-B981P		0.1	
						Date:		Monday, May 12, 2014		Sheet 26 of 47	




## KB Conn.




## TP module Conn.




## LED




## PWR/B Conn.




## KB BackLight Conn. Reserve




## ON/OFF BTN Test only



## TPM Reserve




BADD	SELECTION
0	EEh - EFh
* 1	7Eh - 7Fh




Security Classification	Compal Secret Data			Title	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	KB/TP/LED/TPM/Screw Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
A5WAM Bay Trail M LA-B981P				Monday, May 12, 2014	30 of 47







U11,U59 change to SA00006FD00, S IC APE8990GN3B DFN 14P DUAL LOAD SW




+1.0VALW TO +1.0VS




+3VS to +3VSDGPU\_AON for GPU






+1.05VS to +1.05VSDGPU





EC/3.3V GPU/3.3V







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN / RTC
A5WAM Bay Trail M LA-B981P				Rev 0.1
Date: Monday, May 12, 2014				Sheet 33 of 47















Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	1.5VSP/1.8VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	ASWAM Bay Trail M_LA-B981P	0.1
				Date:	Monday, May 12, 2014	Sheet 39 of 47

Design Note


This circuit is for ULV 1+1 17W.  
CPU: IccMax=33A, TDC=16A(TDP NOM)  
Loadline: -2.9 m V/A  
Output Cap. follow Intel PDDG  
330uF/9m\*3, 22uF 0805\*12, 2.2uF 0402\*16  
GFX(GT2): IccMax=33A, TDC=21.5A  
Loadline: -3.9 m V/A  
Output Cap. follow Intel PDDG  
330uF/9m\*2, 22uF 0805\*6, 10uF 0603\*6, 1uF 0402\*11

For VR\_HOT#, already pull high at power side.

VDD source use +VS5 and PGOOD source use +VS5  
Please confirm power on and down sequence,  
make sure VGATE after also CPU\_CORE on.


Layout Note

1. Alert# signal must be routed between the Clock and Date lines to reduce the cross talk between them. Signal order arrangement: mobile order is Clock-Alert-Date.
2. SVID spacing requirement is 18mils(0.475mm)
3. Maximum total microstrip routing length of each SVID signal must not exceed 6000mils(152.4mm).
4. The SVID bus must be ground reference, It cannot be referenced to input (Vbat or 12V) power plans as they can couple noise into the SVID bus as power states change.
5. Avoid routing under noisy circuit, e.g. switch node, Gate driver, B+, Vin, high speed signal.
6. When SVID signal changes Layer, GND return path may be changed also. We need add GND via for GND reference.




$$C_n = L / ((R_{tncet} * R_{sum}) / (R_{tncet} + R_{sum}) * DCR)$$
  
If Cn is correctly selected, when the load current has a square change, the output voltage also has a square response.

- Layout Note
1. The AL bulk capacitor of B+ should be very close to CPU\_CORE MOSFET.
  2. Input ceramic caps must place on symmetry same location on top side and bottom side.



PR817 and PR826  
27.4K ohm for 100 degree  
61.9K ohm for 110 degree




Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	CPU CORE/GFX CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
A5WAM Bay Trail M LA-B981P				Rev	0.1
Monday, May 12, 2014				Sheet	40 of 47

PWR Rule  
需確認最新SPEC.  
Modify 8/6.

3 X 330u/9m(47W)  
2 X 330u/9m(37W)  
24 pcs 22uF and reserve 4 pcs  
2013/08/16

+SOC\_VCC =+CPU\_CORE



Output Cap  
(330uF\*2+22uF\*4)

Package Edge Cap  
(22uF\*3)


Back Side Cap  
(10uF\*1+4.7uF\*2+2.2uF\*2)

Output Cap  
(330uF\*3+22uF\*4)

Package Edge Cap  
(22uF\*3)

Back Side Cap  
(1uF\*3)


+SOC\_VNN =+VGFX\_CORE



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	ASWAM_Bay Trail M_LA-B981P
				Date	Monday, May 12, 2014
				Sheet	41 of 47
				Rev	0.1

# Module model information

TPS51212\_V1.mdd for Single layer  
TPS51212\_V2.mdd for Dual layer



## +1.2V

Switching Frequency: 290kHz  
Imax=8A  
OCP~10.5A  
OVP: 120%~130%  
VFB=0.704V, Vout=1.207V

## +1.05V

Switching Frequency: 290kHz  
Imax=5.4A  
Ipeak=6.5A  
Iocp=7.8A  
OVP: 120%~130%  
VFB=0.704V, Vout=1.055V

MOSFET: 3x3 DFN

H/S Rds(on): 27mohm(Typ), 34mohm(Max)  
L/S Rds(on): 22mohm(Typ), 13.5mohm(Max)

Choke: 7x7x3

Rdc=15.5mohm +/-15%

Switching Frequency: 290kHz

Ipeak=10A


Delta I =2.16A

Iocp=12.14~16.67A

OVP: 120%~130%

VFB=0.704V, Vout=1.51V

Vout	PR1007	PR1008	PR1003
+1.5V	11.5k	10k	
+1.35V	9.31k	10k	
+1.2V	7.15K	10k	105K
+1.05V	4.99k	10k	93.1k



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/03/19		Deciphered Date		2015/03/18		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						1.5VSDGPUP					
						Size		Document Number		Rev	
						Custom		ASWAM_Bay Trail M_LA-B981P		0.1	
						Date		Monday, May 12, 2014		Sheet	
								42		of 47	

**Module model information:  
RT8813A\_V1A for IC module  
RT8813A\_V1B for SW module**

$V_{boot} = V_{vref} \cdot R_{ref2} / (R_{ref1} + R_{ref2} + R_{boot})$   
 $R_t = R_{refad} // (R_{boot} + R_{ref2})$   
 $V_{min} = V_{vref} \cdot [R_{ref2} / (R_{ref2} + R_{boot})] \cdot [R_t / (R_{ref1} + R_t)]$   
 $V_{max} = V_{vref} \cdot R_{ref2} / [(R_{ref1} / R_{refad}) + R_{boot} + R_{ref2}]$   
 $V_{out} = V_{min} + N \cdot V_{step}$   
 $V_{step} = (V_{max} - V_{min}) / N_{max}$

**PWM-VID Spec and component Values**

PWM-VID Spec	Config B	Config C	Config D
Vmin	0.6V	0.65V	0.9V
Vmax	1.2V	1.15V	1.15V
Vboot	0.9V	0.9V	1.028V
Voltage step	6.25mV	25mV	12.5mV
N of Voltage level	95	20	20
Rrefadj	PR1206 20K	39K	27K
Rref1	PR1204 20K	30K	7.5K
Rboot	PR1205 2K	3K	0
Rref2+PR1209	PR1209 18K	24K	6.2K
+PR1212	PR1212 0	3K	1.74K
C	PC1209 2.7nf	1.8nf	5.6nf


Current Limit threshold setting  
 $R_{ocset} = (I_{valley} \cdot R_{ds(on)} + 40 \text{ mV}) / 10uA$   
 $I_{ripple} = (19-0.9) \cdot 0.9 / (304.89KHz \cdot 0.36u \cdot 19) = 7.811A$   
 $OCP = 54A/2 = 27A$  per phase  
 $I_{valley} = 27A \cdot 7.811A/2 = 23.1A$

H-side MOS:AON6552 Rds(on): 5.6mohm @ Vgs=10V  
 6.7mohm @ Vgs=4.5V  
 Id :20A @ Ta=25 degC  
 L-side MOS:AON6554 Rds(on): 3.2mohm @ Vgs=10V  
 3-3.8mohm @ Vgs=4.5V  
 Id :85A @ Ta=25 degC  
 Choke: 0.22uH (Size:7\*7\*4)  
 Rdc=0.97mohm +5%  
 Heat Rating Current=34A  
 Saturation Current=25A


C=3\*330uF (9mohm)=990uF  
 $V_{ripple} = I_{ripple} \cdot ESR(\min) = 7.811A \cdot 3mohm = 23.4mV$

**Different VGA Chip (different EDP-Peak Current) need select different solution**


VGA Chip	N14P-GV	N14P-GV2	N14M-GS	N14M-LP	N14P-LP	N14P-GE	N14P-GS	N14P-GT	N15S-GT	N15V-GM
OpenVReg Configurations	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config C
Rated TDP Power at Tj=102C	18W	25W	18W	13W	18.9W	25W	25.6W	35.5W	18W	18.16W
Boosted GPU Total at Tj=102C	25W	32W	25W	20W	23W	N/A	30W	40W	25W	24.72W
EDP-Continuous at Tj=102C	24A	32A	26A	22A	25A	27A	38A	45A	31A	29.2A
EDP-Peak at Tj=102C	35A	55A	45A	35A	35A	40A	60A	75A	60A	44.3A
Istep max (Evaluation)	15A	27A	25A	20A	14A	12A	31.5A	35A		
OCP Setting Current	42A	66A	54A	42A	42A	48A	72A	90A	72A	54A
Rocset	8.96K	12.45K	10.7K	8.96K	8.96K	9.83K	8.3K	9.39K	13K	10.2K
Recommendation	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H2L	2phase 1H2L	2phase 1H1L	2phase 1H1L
Polymer Cap (330uF)	6mohm * 2	9mohm * 3	9mohm * 3	6mohm * 2	6mohm * 2	6mohm * 2	6mohm * 3 (L=0.22uH)	4.5mohm * 3 (L=0.15uH)		
Or OSCON (390uF)	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	NULL	NULL	GT@	GM@




**+VGA\_CORE** Under VGA Core



**+VGA\_CORE**



**+VGA\_CORE** Near VGA Core



N15x 2013/12/10  
Under  
4.7uF\_0603\_10pcs  
1uF\_0402\_4pcs  
Near  
47uF\_0805\_1pcs  
22uF\_0603\_1pcs(2PCS unpop)  
4.7uF\_0805\_5pcs

N15x2013/10/17  
Under  
4.7uF\_0603\_15pcs  
1uF\_0402\_8pcs  
Near  
47uF\_0805\_0pcs  
22uF\_0603\_9pcs(2PCS unpop)  
4.7uF\_0805\_5pcs

N15x2013/10/07  
Under  
4.7uF\_0603\_15pcs  
1uF\_0402\_8pcs  
Near  
47uF\_0805\_0pcs  
22uF\_0805\_9pcs(2PCS unpop)  
4.7uF\_0805\_5pcs

N15x2013/10/02  
Under  
4.7uF\_0603\_15pcs  
1uF\_0402\_8pcs  
Near  
47uF\_0805\_0pcs  
22uF\_0805\_14pcs  
4.7uF\_0805\_5pcs

N14x  
Under  
4.7uF\_0603\_10pcs  
0.1uF\_0402\_4pcs  
Near  
47uF\_0805\_1pcs  
22uF\_0805\_1pcs  
4.7uF\_0805\_5pcs

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2014/03/19		Deciphered Date		2015/03/18		Title		
								VGA_CORE CAP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev		
						Custom	ASWAM_Bay Trail M_LA-B981P		0.1	
						Date:	Monday, May 12, 2014	Sheet	44	of



Item	Page#	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.6/8/28/32	HW	5/8		Fix S3/S5 have pluse at singal	U63.5/U58.5/U53.5/U62.5/U64.5 change power source from +1.8VS to +1.8VALW	0.2
2	P.8/15/29	HW	5/8		Change R-short for cost down	R236,R237 change to R-Short 0805 R1044 change to R-Short 0402 R1015 change to R-Short 0402	
3	P.31	HW	5/8	EMI	Request from EMI add Bead at speaker	R1094/R1095/R1096/R1097 change from 0ohm to BEAD(SM01000CC00)	
4	P.29	HW	5/8		Change EC version to latest	change EC U28 to SA000075S30(KB9022QD) R506 change from 130K->160K_0402_1%(SD034160380)	
5	P.9	HW	5/8		Add for Debug	ADD R973 0_0402_5%(@) at USB_HUB reset (connect to SYSON) ADD R1176/R1173 0_0402_5% for DGPU_PWR_EN_SOC1.8V ADD R1175/R1174 0_0402_5% for DGPU_HOLD_RST#_SOC1.8V ADD JP2@ R1081@ R1082@ (for debug)	
6	P.15	HW	5/8		Add PH resistor	R1043 change from 0ohm->10K_0402_5% unpop R2018 (DGPU_HOLD_RST#_SOC1.8V) PH resistor	
7	P.11	HW	5/8		change cap to improve +1.0VS power rail C1056 C1057 C1059 change footprint from 22U_0805->0603		
8	P.4	HW	5/8		Update DA P/N	DA P/N change to DA60019D000	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	HW P.I.R (1/3)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	A5WAM Bay Trail M LA-B981P	
				Rev	0.1	
Date: Monday, May 12, 2014				Sheet	46	of 47

